74LS379-Quad D-Type Flip-Flop With Common Enable
Package PDIP, SOIC Series 74LS
74LS379 overview
The 74LS series of integrated circuits (ICs) was one of the most popular logic families of transistor-transistor logic (TTL) logic chips. 74LS series is a bipolar, low-power Schottky IC. The 74LS379 is a 4-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable.
Datasheet
379.pdf
74LS379 features
- Positive Edge-Triggered D-Type Flip Flops
- Fully Buffered Common Clock and Enable Inputs
- True and Complement Outputs
- Input Clamp Diodes Limit High Speed Termination Effects
74LS379 pinout
| Pin | Name | Description |
|---|---|---|
| 1 | E' | Enable Pin (Active Low) |
| 2 | Q0 | Output Bit 0 Of Flip Flop |
| 3 | Q0' | Output Bit 0 Of Flip Flop (Active Low) |
| 4 | D0 | Data Input Pin 0 |
| 5 | D1 | Data Input Pin |
| 6 | Q1' | Output Bit 1 Of Flip Flop (Active Low) |
| 7 | Q1 | Output Bit 1 Of Flip Flop |
| 8 | GND | Ground Pin |
| 9 | CP | Clock Pulse |
| 10 | Q2 | Output Bit 2 Of Flip Flop |
| 11 | Q2' | Output Bit 2 Of Flip Flop (Active Low) |
| 12 | D2 | Data Input Pin 2 |
| 13 | D3 | Data Input Pin 3 |
| 14 | Q3' | Output Bit 3 Of Flip Flop (Active Low) |
| 15 | Q3 | Output Bit 3 Of Flip Flop |
| 16 | VCC | Positive Supply |
Comments 0
Leave a comment