Skip to content
Trademarks and datasheets are the property of their respective owners

74LS92 Divide-by-12 Counter

Published 4,126 views
Package CDIP, SOIC, PDIP Series 74LS
74LS92 Divide-by-12-Counter-IC-Datasheet

74LS92 overview

The 74LS series of integrated circuits (ICs) was one of the most popular logic families of transistor-transistor logic (TTL) logic chips. 74LS series is a bipolar, low-power Schottky IC. 74LS92 monolithic counters contain four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for the count cycle.

Key specifications

Supply Voltage
4.75 - 5.25Vdc
Maximum Clock Frequency
40Mhz
Power Dissipation
2mW/gate @100kHz
Minimum Output Current
8mA
Propagation Delay
10nS
Fan Out (TTL Loads)
20

Datasheet

sn74ls92.pdf
Format PDFSize 1.4 MBLanguage ENRevision SDLS940A, rev. March 1988
Third-party / unverified source

74LS92 features

  • Contains a divide-by-two Section and a divide-by-six Section
  • Sections Can be Combined to form BCD, modulo-12 or modulo-16 Counters
  • Low Power Dissipation
  • Operating Temperature up to 70°C
  • Standard TTL Switching Voltages

74LS92 pinout

74LS92 pinout diagram
PinNameDescription
1CK(B)Clock Input B
2NCNot Connected
3NCNot Connected
4NCNot Connected
5VCCPositive Supply
6RO(1)Reset Output 1
7RO(2)Reset Output 2
8QDOutput Bit QD Of Counter
9QCOutput Bit QC Of Counter
10GNDGround
11QBOutput Bit QB Of Counter
12QAOutput Bit QA Of Counter
13NCNot connected
14CK(A)Clock Input A

74LS92 applications

  • Frequency counters
  • Digital clocks
  • Analog to digital converters

More about 74LS92

74LS92 Alternative Equivalent

74LS93, 74LS161, 74LS162

74LS92 datasheet PDF preview

PDF · 1.4 MB

Comments 0

Leave a comment